Lecsim: a Levelized Event Driven Compiled Logic Simulator*
نویسنده
چکیده
LECSIM is a highly efficient logic simulator which integrates the advantages of event driven interpretive simulation and levelized compiled simulation. Two techniques contribute to the high efficiency. First it employs the zerodelay simulation model with levelized event scheduling to eliminate most unnecessary evaluations. Second, it compiles the central event scheduler into simple local scheduling segments which reduces the overhead of event scheduling. Experimental results show that LECSIM runs about 8-77 time faster than traditional unit-delay event-driven interpretive simulator. LECSIM also provides the option of scheduling with respect to individual gates or with respect to fan-out free blocks. When the circuit is partitioned into fan-out free blocks, the speed increases by a factor of 2-3. With partitioning, the speed of LECSIM is only about 1.5-3.4 times slower than a levelized compiled simulation for the combinational circuits we have tested.
منابع مشابه
A Compiled-code Simulator with Reduced Edge Evaluation
Two major approaches for the digital design simulation can be classified into event-driven and levelized-code method. The drawback of event-driven simulation is low efficiency while the levelized-code simulation has problems in supporting asynchronous design. Since most digital designs are synchronous digital we implemented a levelizedcode simulator targeting synchronous digital design. Leveliz...
متن کاملTwo New Techniques for Compiled Multi-delay Simulation
Two new techniques for compiled multi-delay simulation are presented, one which is event-driven and another which is based on the concept of levelized compiled simulation. Experimental results are presented which show a significant performance improvement for compiled event-driven simulation over interpreted event-driven simulation, although this improvement is somewhat less than would normally...
متن کاملUsing Gateways with Levelized Compiled Simulation
Although Levelized Compiled Code simulation performs well under moderate to high activity conditions, there are many circuits that exhibit extremely low activity rates, either overall, or in certain subcircuits. The techniques presented here allow event-driven behavior to be added to Levelized Compiled Code simulations, with the aim of improving the performance of circuits with very low activit...
متن کاملA Compiled-Code Parallel Pattern Logic Simulator With Inertial Delay Model
This paper presents a parallel pattern compiled code logic simulator which can handle the transport delay as well as the inertial delay of the logic gate. It uses Potential-Change Frame, incorporating inertial functions, to execute event-canceling operation of gates, thus eliminating the conventional time wheel mechanism. As a result, it can adopt the parallel pattern strategy to increase the s...
متن کاملA PC-Based Logic Simulator Using a Look-Up Table Cascade Emulator
This paper represents a cycle-based logic simulation method using an LUT cascade emulator, where an LUT cascade consists of multiple-output LUTs (cells) connected in series. The LUT cascade emulator is an architecture that emulates LUT cascades. It has a control part, a memory for logic, and registers. It connects the memory to registers through a programmable interconnection circuit, and evalu...
متن کامل